



Automatic translation of C/C++ parallel code into synchronous formalism using an SSA intermediate form

Loïc Besnard, Thierry Gautier, Matthieu Moy, Jean-Pierre Talpin, Kenneth Johnson, Florence Maraninchi

► To cite this version:

Loïc Besnard, Thierry Gautier, Matthieu Moy, Jean-Pierre Talpin, Kenneth Johnson, et al.. Automatic translation of C/C++ parallel code into synchronous formalism using an SSA intermediate form. [Research Report] RR-6976, INRIA. 2009, pp.16. inria-00400272

HAL Id: inria-00400272

<https://inria.hal.science/inria-00400272>

Submitted on 30 Jun 2009

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

***Automatic translation of C/C++ parallel code into
synchronous formalism using an SSA intermediate
form***

Loïc Besnard — Thierry Gautier — Matthieu Moy* — Jean-Pierre Talpin — Kenneth
Johnson — Florence Maraninchi

N° 6976

June 2009
Thème COM

 ***apport
de recherche***

Automatic translation of C/C++ parallel code into synchronous formalism using an SSA intermediate form

Loïc Besnard , Thierry Gautier , Matthieu Moy* , Jean-Pierre Talpin , Kenneth
Johnson , Florence Maraninchi*

Thème COM — Systèmes communicants
Équipes-Projets Espresso

Rapport de recherche n° 6976 — June 2009 — 16 pages

Abstract: We present an approach for the translation of imperative code (like C, C++) into the synchronous formalism SIGNAL, in order to use a model-checker to verify properties on the source code. The translation uses SSA as an intermediate formalism, and the GCC compiler as a front-end. The contributions of this paper with respect to previous work are a more efficient translation scheme, and the management of parallel code. It is applied successfully on simple SYSTEMC examples.

Key-words: Program verification, virtual prototyping, formal modeling, synchronous approach

* Verimag. Centre Équation. 2, avenue de Vignate. 38610 Gières, FRANCE

Traduction automatique de programmes C/C++ dans un formalisme synchrone

Résumé : Nous proposons une méthode pour l'interprétation de programmes impératifs (en C, C++) au moyen du formalisme synchrone Signal. Notre objectif est d'utiliser cette interprétation formelle afin de vérifier des propriétés de programmes au moyen d'outils de model-checking. L'interprétation proposée utilise la représentation intermédiaire SSA (static single assignment) fournie par le compilateur GCC. Notre contribution est de démontrer l'efficacité de cette technique par la vérification de programmes concurrents SystemC relativement simples.

Mots-clés : Vérification de programmes, prototypage virtuel, modélisation formelle, approche synchrone

Contents

1	Introduction	4
1.1	Context and motivations	4
1.2	An overview of SIGNAL	5
1.3	SSA: an intermediate representation	5
2	Translating sequential code from SSA to SIGNAL	6
2.1	SSA to SIGNAL: an example	6
2.2	SSA to SIGNAL: translation scheme	7
2.3	C/C++ to SIGNAL: implementation	8
3	Modeling parallelism in the SSA to SIGNAL line	9
3.1	Presentation of SYSTEMC	9
3.2	Principle of the translation for SYSTEMC code	10
3.2.1	Isolation of system calls	10
3.2.2	Addition of control signals	11
3.2.3	Shared variables	11
3.2.4	Inclusion in a simulator	11
3.2.5	Possible extensions	12
3.3	Experiments	12
3.4	Discussions on performances	13
4	Conclusion	13

1 Introduction

1.1 Context and motivations

Nowadays, embedded systems are becoming more and more complex, with stronger and stronger constraints of many kinds: cost, reliability, short life-cycle, and so on. Design correctness of software and hardware functionalities of embedded system is one of the major challenges and priorities for designers using software programming languages such as SYSTEMC and C/C++ to describe their systems. These programming languages allow for a comfortable design entry, fast simulation, and software/hardware co-design. Moreover, as the complexity of systems increases, designers are bound to reuse existing Intellectual Property components (IPs) in their design to improve the design productivity. However, system validation is a critical challenge for design reuse based on software programming languages. In recent years, many automated simulator and test tools have been developed to deal with design verification problems. However, mere simulation with non-formal development tools does by no means cover all design errors. What we therefore need is to use formal methods to ensure the quality of system designs. Among formal methods, model-checking has proved successful at increasing the reliability of some systems.

On the other hand, synchronous languages [BB91, BCE⁺03] have been introduced and used successfully for the design and implementation of real-time critical software. They rely on mathematical models such as data-flow equations or finite state machines that enable formal reasoning on designs. As a matter of fact, their associated toolsets provide formal transformations, automatic code generation, verification of properties...

Relying on these bases, we propose an approach in which we automatically translate C/C++ models into the synchronous formalism SIGNAL [LGLL91, LTL03], hence enabling the application of formal methods without having to deal with the complex and error prone task to build formal models by hand. In particular, this allows one to use the SIGNAL toolbox, which includes a code generator, a model-checker...

We base our approach and associated tool on previous studies for the translation of imperative languages to the synchronous data-flow language SIGNAL [TLSG05, KTBB06]. This translation relies on the use of SSA ("Static Single Assignment") as intermediate representation of programs. Until now however, those previous works had not been seriously implemented nor experimented. Only manual experiments had been completed.

Moreover we extend the existing approach in two ways: first, the new translation scheme is more efficient, since it generates as few state variables as possible, thus reducing the work of the model-checker, and secondly, the tool now manages parallel, non-preemptive code.

As an example of such parallel language, we study the particular case of SYSTEMC, a library for C++ for the high-level modeling of Systems-on-a-Chip, which provides among other things a non-preemptive scheduler for C++ processes.

The translation specified here was implemented in the POLYCHRONY toolset [INRa]. Model-checking was successfully applied with the tool SIGALI.

An approach that could be compared to ours, although different (uses neither SSA nor synchronous formalisms) is that presented in [HFG08]. The authors define a semantic mapping from SYSTEMC to UPPAAL timed automata in order to get model checking for SYSTEMC designs. It can be observed that our approach, thanks to the different strategies of code generation available for SIGNAL programs [BGT09], also provide simulation code corresponding to the parallel SYSTEMC description, including e.g. static scheduling code.

In this paper, we give in Section 1.2 an overview of the synchronous data-flow language SIGNAL and in Section 1.3 a brief description of SSA, which is the basis for our translation. The principles of the translation from SSA to SIGNAL and its implementation are described in Section 2. Then Section 3 addresses the addition of co-routine parallelism in the programs, using a SYSTEMC flavour. Experimental results are provided for the model-checking of properties on some use case. Some concluding remarks are given in Section 4.

1.2 An overview of SIGNAL

In SIGNAL, a process P consists of the composition of simultaneous equations $x := f(y, z)$ over signals x, y, z . A signal $x \in \mathcal{X}$ is a possibly infinite flow of values $v \in \mathcal{V}$ sampled at a discrete clock noted \hat{x} .

$$P, Q ::= x := y f z \quad | \quad P \textbf{ where } x \quad | \quad P | Q \quad (\text{SIGNAL process})$$

The synchronous composition of processes $P | Q$ consists of the simultaneous solution of the equations in P and in Q . It is commutative and associative. The process $P \textbf{ where } x$ restricts the signal x to the lexical scope of P .

$$\llbracket P | Q \rrbracket = \llbracket P \rrbracket | \llbracket Q \rrbracket \quad \text{and} \quad \llbracket P \textbf{ where } x \rrbracket = \llbracket P \rrbracket / x$$

An equation $x := y f z$ denotes a relation between the input signals y and z and an output signal x by a combinator f . An equation is usually a ternary and infix relation noted $x := y f z$ but it can in general be an $m + n$ -ary relation noted $(x_1, \dots, x_m) := f(y_1, \dots, y_n)$. Such equations are built with usual boolean or arithmetic operations such as **or**, **and**, **not**, $=$, $<$, $+$, $*$, \dots .

In addition, SIGNAL requires four primitive combinators to perform delay $x := y \$1 \textbf{ init } v$, sampling $x := y \textbf{ when } z$, merge $x = y \textbf{ default } z$ and specify scheduling constraints $x \rightarrow y \textbf{ when } \hat{z}$.

The equation $x := y f z$ where $f = \textbf{or}, =, +, \dots$ defined the n^{th} value of the signal x by the result of the application of f to the n^{th} values of signals y, z . All signals x, y, z are synchronous (have the same clock): they share the same set of tags t_1, t_2, \dots .

The equation $x := y \$1 \textbf{ init } v$ initially defines the signal x by the value v and then by the previous value of the signal y . The signal y and its delayed copy x are synchronous: they share the same set of tags t_1, t_2, \dots . Initially, at t_1 , the signal x takes the declared value v and then, at tag t_n , the value of y at tag t_{n-1} .

The equation $x := y \textbf{ when } z$ defines x by y when z is true (and both y and z are present); x is present with the value v_2 at t_2 only if y is present with v_2 at t_2 and if z is present and true at t_2 .

The equation $x := y \textbf{ default } z$ defines x by y when y is present and by z otherwise. If y is absent and z present with v_1 at t_1 then x holds (t_1, v_1) . If y is present (at t_2 or t_3) then x holds its value whether z is present (at t_2) or not (at t_3).

The equation $x \rightarrow y \textbf{ when } \hat{z}$ forces the constraint that y cannot occur before x when z is present.

In SIGNAL, the presence of a value along a signal x is the proposition noted \hat{x} that is true when x is present and that is absent otherwise. The clock expression \hat{x} can be defined by the boolean operation $x = x$ (i.e. $y := \hat{x} =_{\text{def}} y := (x = x)$). Specific operators are defined on clocks. For instance, $y \hat{+} z$ is the union of the clocks of signals y, z ($x := y \hat{+} z =_{\text{def}} x := \textbf{true when } x$).

Clock expressions naturally represent control, the clock **when** x represents the time tags at which the boolean signal x is present and true (i.e. $y := \textbf{when } x =_{\text{def}} y := \textbf{true when } x$). The clock **whennot** x represents the time tags at which the boolean signal x is present and false. We write $\hat{0}$ for the empty clock (the empty set of tags).

A clock constraint E is a SIGNAL process. The constraint $e \hat{=} e'$ synchronizes the clocks e and e' . It corresponds to the process $(x := (\hat{e} = \hat{e'})) \textbf{ where } x$. Composition $E | E'$, written also $(| E | E' |)$, corresponds to the union of constraints, and restriction $E \textbf{ where } x$ to the existential quantification of E by x .

A useful derived operator is the memory $x := y \textbf{ cell } z \textbf{ init } v$, that allows to memorize in x the latest value carried by y when y is present or when z is true ($x := y \textbf{ cell } z \textbf{ init } v =_{\text{def}} (| x := y \textbf{ default } (x \$1 \textbf{ init } v) | x \hat{=} y \hat{+} (\textbf{when } z) |)$).

1.3 SSA: an intermediate representation

A program is said to be in static single assignment (SSA) form whenever each variable in the program appears only once on the left hand side of an assignment. Following [CFR⁺91], a program is converted to SSA form by replacing assignments of a program variable x with assignments to new *versions* x_1, x_2, \dots of x , uniquely indexing each assignment. Each use of the original variable x in a program block is replaced by the indexed variable x_i when the block is reachable by the

i^{th} assignment. For variables in blocks reachable by more than one program block, the ϕ operator is used to choose the new variable value depending on the program control-flow. For example, $x_3 = \phi(x_1, x_2)$ means “ x_3 takes the value x_1 when the flow comes from the block where x_1 is defined, and x_2 otherwise”. This is needed to represent C programs where a variable can be assigned in both branches of a conditional statement or in the body of a loop.

In this paper, we consider the SSA intermediate representation of the GCC compiler (other modern compilers usually have a similar intermediate format). The compiler provides a language independent, locally optimized intermediate representation for C, C++, and Java programs where programming units such as functions and methods are transformed into a structure in which all native operations are represented by 3-address instructions $x = f(y, z)$. A C program pgm is represented by a sequence of labeled blocks $L:blk$, where each block is a sequence of statements. Statements may be native method invocations $x = f(y^*)$ or branches **if** x **goto** L . Each block is terminated by either a return rtn or **goto** L statement. We summarised this representation in Figure 1.

(program)	$pgm ::= L:blk \mid pgm; pgm$	(block)	$blk ::= stm; blk \mid rtn$	
(instruction)	$stm ::= x = f(y^*)$	(call)	(return)	$rtn ::= \text{goto } L$ (goto)
(instruction)	$stm ::= x = \phi(y^*)$	(phi)		$\mid \text{return}$ (return)
	$\mid \text{if } x \text{ goto } L$ (test)			

Figure 1: Intermediate representation for C programs

2 Translating sequential code from SSA to SIGNAL

2.1 SSA to SIGNAL: an example

We depict the structure of the SSA form of a typical C program, Figure 2. The function **ones** counts the number of bits set to 1 in a bit-array **data**. It consists of four blocks (labeled **bb_0**, **L0**, **L1**, **L2**). The block labeled **bb_0** initializes the local state variable **idata** to the value of the input signal **data** and **icount** to 0. Then it passes control to the block **L1**. Label **L1** evaluates the termination condition of the loop and passes control accordingly. As there are several possible sources in the control flow for the variables **idata** and **icount**, it determines the most recent value with the help of ϕ functions. If the termination condition is not yet satisfied, control goes to block **L0**, which corresponds to the actual loop contents that shifts **idata** right and adds its right-most bit to **icount**. If the termination condition is satisfied—i.e., all available bits have been counted—control goes to block **L2** where the result is copied to the output signal **ocount**.

<pre> void ones(int data, int *ocount) { int icount, idata; idata = data; icount = 0; while (idata) { icount += idata & 1; idata >>= 1; } *ocount = icount; } </pre>	<pre> bb_0: idata_1 = data; icount_1 = 0; goto L1; L0: D = idata_3 & 1; icount_2 = D + icount_3; idata_2 = idata_3 >> 1; L1: idata_3 = PHI<idata_1, idata_2>; icount_3 = PHI<icount_1, icount_2>; if (idata_3 != 0) goto L0; L2: *ocount = icount_3; return; </pre>
--	---

Figure 2: From C to static single assignment

Figure 3 depicts the translation of function **ones** into SIGNAL. Signals **data** and **ocount** are respectively input signal (line 2) and output signal (line 3) of the corresponding SIGNAL process.

Lines 4–8 define the labels as boolean signals being true when control flow is in the corresponding block. For instance, `bb_0` is true at the first instant, then it is false forever; `L1` is true when either `L0` or `bb_0` is (control can go to `L1` from `L0` or `bb_0`). Note that there is no need to introduce a delay when control passes to `L1`. This is not the case for `L0`, for which there is a transition from `L1` when the termination condition of the loop is not satisfied (`(idata_3 /= 0) when L1`): in that case, control will be in `L0` at the *next step*.

Lines 14–15, 17–19 and 24 represent respectively the computations that are done in blocks `bb_0`, `L0` and `L2`: this is expressed by the sampling (`when`) on the corresponding boolean. Note that state variables are necessary to memorize the values of `idata_3` and `icount_3` (lines 10–11). Line 18, the operands of the plus operator have to be memorized at some common clock (`_pk_1`, line 27) since the arguments of the plus must be synchronous. The ϕ functions of block `L1` are simply defined with merge (`default`) operators in SIGNAL (lines 21–22).

```

1  process ones =
2    ( ? integer data;
3      ! integer ocount; )
4  (| (| bb_0 := (not (^bb_0)) $1 init true
5    | next_L0 := ((idata_3/=0) when L1) default false
6    | L0 := next_L0 $1 init false
7    | L1 := (true when L0) default (true when bb_0)
8    | L2 := (not (idata_3/=0)) when L1
9    |)
10 | (| Z_idata_3 := idata_3 $1
11   | Z_icount_3 := icount_3 $1
12   |)
13 | (| data_1 := data cell (^bb_0) |)
14 | (| idata_1 := data_1 when bb_0
15   | icount_1 := 0 when bb_0
16   |)
17 | (| D := bit_and(Z_idata_3, 1) when L0
18   | icount_2 := ((D cell _pk_1)+(Z_icount_3 cell _pk_1)) when L0
19   | idata_2 := bit_right_shift(Z_idata_3, 1) when L0
20   |)
21 | (| idata_3 := idata_2 default (idata_1 default Z_idata_3)
22   | icount_3 := icount_2 default (icount_1 default Z_icount_3)
23   |)
24 | ocount_1 := icount_3 when L2
25 | (| when bb_0 ^= data
26   | bb_0 ^= L0 ^= idata_3 ^= icount_3 ^= data_1
27   | _pk_1 := Z_icount_3 ^+ D
28   |)
29 | (| ocount := (ocount_1 cell L2) when L2 |)
30 |)
31 where ... end;

```

Figure 3: From SSA to SIGNAL

2.2 SSA to SIGNAL: translation scheme

A general scheme for the translation is described Figure 4 with a function $\mathcal{I}[\text{pgm}]$, defined by induction on the formal syntax of *pgm*.

The present value of a signal is noted x , its next value is noted x' . With each block of label $L \in \mathcal{L}_f$ in a given function f , the function $\mathcal{I}[\text{pgm}]$ associates an *input clock* x_L , an *immediate clock* x_L^{imm} and an *output clock* x_L^{exit} (note that all these clocks are not necessarily generated in the effective translation). The clock x_L is true iff L has been activated in the previous transition (by emitting the event x'_L). The clock x_L^{imm} is set to true to activate the block L immediately. The clock x_L^{exit} is set to true when the execution of the block labeled L terminates. The default activation condition of this block is the clock $x_L \vee x_L^{imm}$ (union of clocks x_L and x_L^{imm} : equation

(1) of Figure 4). The block *blk* is executed iff the proposition $x_L \vee x_L^{imm}$ holds, meaning that the program counter is at *L*.

For a return instruction or for a block, the function returns a SIGNAL process *P*. For a block instruction *stm*, the function $\mathcal{I}[\![stm]\!]_L^{e_1} = \langle P \rangle^{e_2}$ takes three arguments: an instruction *stm*, the label *L* of the block it belongs to, and an input clock *e*₁. It returns the process *P* corresponding to the instruction and its output clock *e*₂. The output clock of *stm* corresponds to the input clock of the instruction that immediately follows it in the execution sequence of the block.

Rules (1-2) in Figure 4 are concerned with the iterative decomposition of a program *pgm* into blocks *blk* and with the decomposition of a block into *stm* and *rtn* instructions. In rule (2), the input clock *e* of the block *stm; blk* is passed to *stm*. The output clock *e*₁ of *stm* becomes the input clock of *blk*.

$$\begin{aligned}
(1) \quad & \mathcal{I}[\![L:blk; pgm]\!] = \mathcal{I}[\![blk]\!]_L^{x_L \vee x_L^{imm}} \mid \mathcal{I}[\![pgm]\!] \\
(2) \quad & \mathcal{I}[\![stm; blk]\!]_L^e = \text{let } \langle P \rangle^{e_1} = \mathcal{I}[\![stm]\!]_L^e \text{ in } P \mid \mathcal{I}[\![blk]\!]_L^{e_1} \\
(3) \quad & \mathcal{I}[\![\text{if } x \text{ goto } L_1]\!]_L^e = \langle \mathcal{G}_L(L_1, e \wedge x) \rangle^{e \wedge \neg x} \\
(4) \quad & \mathcal{I}[\![x = f(y^*)]\!]_L^e = \langle \mathcal{E}(f)(xy^*e) \rangle^e \\
(5) \quad & \mathcal{I}[\![\text{goto } L_1]\!]_L^e = (e \Rightarrow x_L^{exit} \mid \mathcal{G}_L(L_1, e)) \\
(6) \quad & \mathcal{I}[\![\text{return}]\!]_L^e = (e \Rightarrow (x_L^{exit} \mid x_f^{exit})) \\
\text{where} \quad & \mathcal{G}_L(L_1, e) = \text{if } L_1 \text{ is after } L \text{ in the control-flow then } e \Rightarrow x_{L_1}^{imm} \text{ else } e \Rightarrow x'_{L_1} \\
& \mathcal{E}(f)(xyze) = e \Rightarrow (\hat{x} \mid x = \llbracket f \rrbracket(y, z)), \forall fxyz e
\end{aligned}$$

Figure 4: Translation scheme

The input and output clocks of an instruction may differ. This is the case, rule (3), for an *if x goto L*₁ instruction in a block *L*. Let *e* be the input clock of the instruction. When *x* is false, then control is passed to the rest of the block, at the output clock $e \wedge \neg x$ (intersection of clocks *e* and $\neg x$). Otherwise, the control is passed to the block *L*₁, at the clock $e \wedge x$.

There are two ways of passing the control from *L* to *L*₁ at a given clock *e*. They are defined by the function $\mathcal{G}_L(L_1, e)$: either immediately, by activating the immediate clock $x_{L_1}^{imm}$, i.e., $e \Rightarrow x_{L_1}^{imm}$ (the notation $e \Rightarrow P$ means: if *e* is present then *P* holds); or by a delayed transition to *L*₁ at *e*, i.e., $e \Rightarrow x'_{L_1}$. This choice depends on whether *L*₁ is after *L* in the control flow, i.e. whether the block *L*₁ can be executed immediately after the block *L*.

Rule (4) is concerned with the translation of native and external function calls $x = f(y^*)$. The generic translation of *f* is taken from an environment $\mathcal{E}(f)$. It is given the name of the result *x*, of the actual parameters *y*^{*} and of the input clock *e* to obtain the translation of $x = f(y^*)$. This translation works when there is only one call to *f* at the same time. Recursive calls of *f* would require an explicit stack, and parallel calls would require duplicating the generated code for *f* for each thread. The generic translation of 3-address instructions $x = f(y, z)$ at clock *e* is given by $\mathcal{E}(f)(xyze)$.

Instructions *goto* and *return*, rules (5-6), define the output clock x_L^{exit} of the current block *L* by their input clock *e*. This is the right place to do that: *e* defines the very condition upon which the block actually reaches its return statement. A *goto L*₁ instruction, rule (5), passes control to block *L*₁ unconditionally at the input clock *e* by $\mathcal{G}_L(L_1, e)$. A *return* instruction, rule (6), sets the exit clock x_f to true at clock *e* to inform the caller that *f* is terminated.

2.3 C/C++ to SIGNAL: implementation

SIGNAL models are automatically generated from C/C++ component descriptions with the help of the GNU Compiler Collection (GCC) [Fre] and its static single assignment (SSA) intermediate representation [GCC03, The]. This is obtained in three main stages, as described below:

1. **Converting C/C++ into SSA:** The first step of the translation scheme consists in converting C/C++ models into the SSA form. This step is performed by GCC, which goes through several intermediate formats (Gimple Trees, then Control-Flow Graph (CFG)), and then produces the SSA form which is used by GCC for optimizations.
2. **Converting SSA into SIGNAL:** The next step of the translation scheme consists in converting SSA into SIGNAL processes. It is implemented in the GCC front-end. The output of this step is a SIGNAL program, *syntactically correct but semantically not correct*, which reflects directly the SSA code in a SIGNAL syntax. The implementation of the SIGNAL generation is inserted in the GCC source tree as an *additional front-end optimization pass*. GCC currently features over fifty optimization passes. It can be chosen to use all of these by inserting this additional pass at the very end, but it may also make sense to exclude some of the optimizations. The resulting syntactic SIGNAL program is another view of the SSA code without any transformation (so the connexion to some other C compiler with an SSA internal representation would be easily possible). This code is composed of a set of labeled blocks, composed of a set of ϕ definitions, a set of computations, and a branching.
3. **Transforming the SIGNAL program:** The next step consists in the definition of (i) the control induced by the references to the labels in the branching statements; (ii) the memories induced by the loops and the control. The control is given first to the first block (through the signal `bb_0` in the function `ones` example).

3 Modeling parallelism in the SSA to SIGNAL line

The previous section described a translation of sequential, imperative code, into SIGNAL. We now present a way to extend this translation scheme to parallel code. We consider the case of co-routine semantics (i.e. non-preemptive scheduling with a single processor).

SYSTEMC is an example of an execution platform with co-routine semantics. It is built on top of the C++ language, augmented with a scheduler, and communication and synchronization primitives. We implemented a translation from a small subset of SYSTEMC which has basically two elements with respect to parallelism: pieces of code to be executed “atomically”, and a `yield()` instruction, that stops the execution of a thread, and yields the control back to the scheduler. The scheduler then elects any thread, non-deterministically.

The official SYSTEMC library doesn’t have a `yield()` instruction, but this instruction can be implemented either with a slight modification of the scheduler as proposed by Claude Helmstetter [Hel07], or more simply by a `wait(random(), SC_NS);`. The motivation for choosing `yield()` instead of the usual `wait()` statements of SYSTEMC is to start with the simplest scheduling, to keep the focus on the notion of parallelism. We will show latter that implementing an arbitrary scheduling policy on top of this is possible.

In this subset of SYSTEMC, we do not have any specific communication and synchronization primitives, but processes can communicate using shared variables.

3.1 Presentation of SYSTEMC

The core of the SYSTEMC syntax relevant to the present study is represented in Figure 5. A system consists of the composition of classes and modules *sys*. A class declaration `class m {dec}` associates a class name *m* with a sequence of fields *dec*. It is optionally parameterized by a class with `template <class m1>`. To enforce a strong typing policy, we annotate the class parameter *m₁* with `#TYPE(m1, m2)` to denote the type of *m₁* with the virtual class *m₂*. A module `SC_MODULE(m)` is a class that defines an architecture component. Its constructor `SC_CTOR(m) {new; pgm}` allocates threads (e.g. `SC_THREAD(f)`) and executes an initialization program *pgm*. Modules define threads whose execution is concurrent. Declarations *dec* associate locations *x* with native classes or template class instances *m(m*)*, and procedures with a name *f* and a definition *pgm*. *pgm* can be any C++ code. We assume *x* to denote the name of a variable or signal and to be possibly prefixed as *m :: x* by the name of the class it belongs to.

$sys ::= [\text{template} \langle \text{class } m_1 \rangle \# \text{TYPE}(m_1, m_2)] \text{ class } m \{ dec \}$	(class)
$ \text{SC_MODULE}(m) \{ dec; \text{SC_CTOR}(m) \{ new \} \};$	(module)
$ sys \quad sys$	(sequence)
$dec ::= m \langle m^* \rangle x$	(field)
$ \text{void } f() \{ pgm \};$	(thread)
$ dec \quad dec$	(sequence)
$new ::= \text{SC_THREAD}(f); \quad \text{sensitive} \ll x^* \quad \quad new; pgm$	(constructor)

Figure 5: Abstract syntax for SYSTEMC

A simple example is given in Figure 6. It defines two n -bits counters in parallel. The macro `DECLARE_COUNTER` declares n boolean state-variables b_i , the function `step` performs one step (applying $\text{next}(b_i) = b_i \text{ xor } c_{i-1}$ and $c_i = b_i \text{ and } c_{i-1}$, c_i being the carry), and the macro `BEGINNING_OF_PROCESS` declares the local variables c_i . Each counter comes with two additional variables `..._started` and `..._finished`, maintained up to date by `step()`, that are true respectively after the counter did its first step, and once each bit of the counter is true.

<pre>SC_MODULE(module) { DECLARE_COUNTER(count1_); DECLARE_COUNTER(count2_); void compute1() { BEGINNING_OF_PROCESS; while(!(count2_started)) { yield(); } while(!(count1_finished)) { step(count1_); yield(); } ASSERT(count2_finished); } }</pre>	<pre>void compute2() { BEGINNING_OF_PROCESS; while(!(count2_finished)) { step(count2_); } } SC_HAS_PROCESS(module); module(sc_module_name name) { INIT_COUNTER(count1_); INIT_COUNTER(count2_); SC_THREAD(compute1); SC_THREAD(compute2); } };</pre>
---	--

Figure 6: Parallel counters

3.2 Principle of the translation for SYSTEMC code

In SYSTEMC, the bodies of processes are described using plain C++ code (plus function calls to the SYSTEMC API, i.e. `yield` in our example). As a consequence, the translation from C/C++ to SIGNAL can be reused for that purpose with a few adjustments, detailed in the following.

3.2.1 Isolation of system calls

First it can be noticed that GCC considers SYSTEMC macros (including synchronization primitives (“system calls”) like `yield` as plain C++. As opposed to that, our approach requires a special handling of these macros in the SIGNAL code. Thus they have first to be visible in the SSA code generated for the SYSTEMC threads. To this end, they have to be viewed by GCC as external function calls. This is the case, for instance, for the instruction `yield` used in the program of Figure 6: it is passed as such in the SSA code.

However, if system calls are processed by GCC as usual external calls, they are not distinguished from other instructions in the SSA code and they may appear among other computations in SSA labeled blocks. A first requirement for being able to process system calls specifically in SIGNAL is thus to isolate them in specific blocks in SSA. This is an easy transformation that consists in breaking up the blocks containing system calls, while respecting the control flow. In the SSA

to SIGNAL transformation, it is implemented as the very first step of the transformations applied on the syntactic SIGNAL code (see Section 2.3, step 3). In the resulting SIGNAL translation, the label of the block containing a system call will be viewed as the activation clock of the call of the primitive. Then, suppose that l_0, \dots, l_n are the labels corresponding to the different calls of a given primitive (say `yield`, for instance) in a given thread, then the following signal: `_yield_ := (when l_0) default ... default (when l_n)` represents the clock at which control has to be returned to the scheduler, from a `yield` primitive, for the considered thread. Also, it is necessary to take into account that the block that follows a system call cannot be run in the same logical instant than this system call (the OS has to take the control). Thus, the signal representing the label of this block has to be delayed by one instant and additional memories may be required for some variables.

3.2.2 Addition of control signals

In the C to SIGNAL translation, input and output signals of the SIGNAL process resulting from the translation of a C procedure correspond to the parameters of the procedure. When translating a thread in a multi-thread context, a few input or output control signals have to be added, in order to communicate with the system. These signals are the following:

input signal running: This signal is defined by the system. It specifies the clock at which the process is actually running (the processor is attributed to this process). Remind that in the SIGNAL code obtained from a SSA form, each operation is sampled, either directly or recursively, by the clock corresponding to a given label (for instance, `ocount_1 := icount_3 when L2`). In the process corresponding to a thread, each label is additionally sampled by the signal `running` (for instance, `L2 := (not (idata_3/=0)) when L1 when running`).

output signal end_processing: This signal is defined by the clock corresponding to the final block of the SSA (for the example of Figure 3, it would be: `end_processing := when L2`). This is the way for processes to inform the scheduler that a yielding instruction was reached, letting the scheduler decide which process to wake up after.

output signals corresponding to system calls in the thread: for example, a signal `_yield_`, as defined above, is produced, corresponding to the clock of the calls of the `yield` primitive in the thread. Other signals correspond to `wait` or `signal` primitives, for instance. If the primitives are not used in the process, their clock is the empty clock. These signals complement `end_processing` in that `end_processing` says *whether* a yielding instruction was reached, while other signals like `_yield_` tell *which* one.

These signals are added automatically in the translation when the application is a multi-threaded one. Note that another input signal, `start`, can be added if restart is possible. It is then used to replace the definition of the initial label of the process: `bb_0 := (start default false) when running`.

3.2.3 Shared variables

Care has to be taken for variables shared by different threads. First, when a variable is not declared in the procedure where it is used, GCC does not produce real SSA for these variables: there is no creation of distinct instances for them, no ϕ function for merging their different definitions. They are considered as “virtual SSA”. For these variables, the mechanism of *partial definitions* provided in SIGNAL is used. Let x be such a variable and suppose one of its definitions is $x = E$ in a SSA block labeled li . The corresponding SIGNAL definition will be: `x ::= E when li` (the use of `::=` means that there are possibly other definitions for x). The shared variables are necessarily state variables in SIGNAL, for which their previous value is kept, when they are not redefined.

3.2.4 Inclusion in a simulator

In order to validate the translation scheme described above, a mock-up scheduler is described in SIGNAL. This scheduler contains a non-preemptive scheduler that attributes non-deterministically the processor to one process when several processes are ready to execute. This corresponds to

the SYSTEMC scheduler with the `yield()` instruction described above. In SIGNAL, if `conflict` represents the clock at which there is a potential conflict for the attribution of the processor (several processes are ready), the running process is chosen by: `pid := (any when conflict) default ...`, where `any` is an input signal that can take any value. The scheduler manages the status of each one of the processes p_i corresponding to the threads of the application. A SIGNAL process `SET_STATUS` is associated with each p_i , with state variables representing the current and next status of p_i (*ready*, *running*). The scheduler receives and uses the control signals that are produced in the processes p_i . For instance, the clock of the signal `_yield_` produced in some process p_k defines instants at which the next status of p_k , whose current status is *running*, will be *ready* (so that the scheduler will have to choose, non-deterministically, a new running process). Thus, in return, the scheduler defines the control signals `running` provided to each one of the p_i 's. For a given p_k , the corresponding signal `running` represents the clock at which p_k has the *running* status.

It is worth noticing that the control of a given application is represented very differently in SIGNAL than it would be in some usual imperative parallel language. There is no explicit program counter, no imperative description of *suspend* or *resume* actions. The control is fully described by the clocks of the signals of the application. The SIGNAL equations defining some process p_i define its behavior as invariant equations. We explained that all operations in p_i are conditioned by a given input signal `running`. Periods of time in which p_i is not running (or is otherwise suspended) correspond to the instants at which the signal `running` is absent. So that suspend/resume, for instance, is automatically handled through the clock of the signal `running`.

3.2.5 Possible extensions

The scheduler described above is very simple. With the signals `running`, and `end_processing`, it can model a non-preemptive scheduler. By adding more signals between the scheduler and the processes, and a more complex state-machine in the scheduler, one can relatively easily model a more complex scheduler, like the complete scheduler of SYSTEMC. Indeed, a similar approach was followed in the tool LusSy [MMM06] and could easily be adapted, since LusSy also uses a synchronous formalism to model the scheduler. The scheduler used in LusSy omits a few details of the actual scheduler specifications, but a more complete version is described in [TKVS08], and even this version is still only a dozen states, and could be modeled with a few tens of lines of code in SIGNAL.

The main difference with the translation implemented in LusSy is that the later does not use SSA as an intermediate form, and is indeed less efficient for the translation of plain C++ code (a more detailed comparison of the tools is in progress and will not be detailed here).

3.3 Experiments

The example described in Section 3.1 (Figure 6) is used for basic experiments. The program is automatically translated into SIGNAL via SSA following the general scheme described above. Then simulation code (in C) is generated from the SIGNAL program with the POLYCHRONY toolset [INRa]. Traces have been added in the SIGNAL program to be able to follow the simulation. The results are those expected, whatever is the choice of the scheduler.

Besides these first results, a main objective of the experiments is to demonstrate the possibility of formal validation of models using this methodology. We use again the same example (*parallel counters*) to prove formal properties using model-checking. The first counter waits that the second one has started counting to count also. At the end, it checks that the second counter has finished (property `ASSERT(count2_finished)`). Indeed, from the point of view of the first counter, when the second one has started, it has also terminated, so that the property is true. A variant of the program (*parallel counters with variant*) is when a `yield()` is introduced in the body of the loop of the second counter. In that case, it is possible to start the second counter without finishing it, and then the first counter can run till the end, so that the property is false.

The SIGNAL compiler included in the POLYCHRONY toolset allows for checking *static* properties such as contradictory clock constraints, cycles, null clocks, exclusive clocks... In order to check *dynamic* properties, the SIGNAL companion model-checker SIGNALI [INRb, MR] may be used. It

is an interactive tool specialized on algebraic reasoning in $\mathbb{Z}/3\mathbb{Z}$ logic. SIGALI transforms SIGNAL programs into sets of dynamic polynomial equations that basically describe an automaton. Then it can analyze this automaton and prove properties such as liveness, reachability, and deadlock. The fact that it is reasoning only on a $\mathbb{Z}/3\mathbb{Z}$ logic constrains the conditions to the boolean data type (true, false, absent). This is practical in the sense that true numerical verification very soon would result in state spaces that are no longer manageable, however it requires, depending on the nature of the underlying model, major or minor modifications prior to formal verification. For many properties, numerical values are not needed at all and can be abstracted away thus speeding up verification. When verification of numerical manipulations is sought, an abstraction to boolean values can be performed, that suffices in most cases to satisfy the needs. Note that the translation to the SIGALI format is done after the so-called *clock calculus* completed by the SIGNAL compiler. This clock synthesis allows to reduce significantly the number of constraints. Unfortunately, SIGALI does not provide counter-examples for the system when the proof fails.

For the *parallel counters* example and its variant, all data types are boolean (and the mock-up scheduler has been encoded also using only boolean types). The results of the verification of properties using SIGNAL and SIGALI are those expected. Performances (time and size of the system) for obtaining the results are provided in Figure 7 for 2-bits and 8-bits versions of the counters (they are obtained using a reordering of variables in SIGALI).

program	size				time
	state var.	states	reach. states	transitions	
<i>2-bits parallel counters</i> (property true)	24	2^{24}	36	116	0.15 s
<i>2-bits parallel counters</i> <i>with variant</i> (prop. false)	25	2^{25}	107	359	0.27 s
<i>8-bits parallel counters</i> (property true)	36	2^{36}	1.296	3.896	66 s
<i>8-bits parallel counters</i> <i>with variant</i> (prop. false)	37	2^{37}	328.715	1.117.223	124 s

Figure 7: Performances for proving properties with SIGALI

3.4 Discussions on performances

One common mis-conception about SSA is that since multiple assignments to the same variable are translated into assignments to multiple intermediate variables, the explosion of the number of variables introduces a huge overhead. This paper shows that the explosion of the number of variables is indeed not a problem: most variables are encoded into temporary variables in SIGNAL, and will be dealt with very efficiently by a model-checker (no additional nodes in BDDs). Our experiments show that the number of *state* variables does not explode.

On the other hand, one real advantage of this approach is that it creates very few transitions in the generated code. In the absence of loops, a portion of code between two yielding instructions is indeed encoded in one clock tick in the synchronous world. As opposed to this, a naive approach translating each instruction with an explicit control-point would generate huge automata, with a lot of control-points. The encoding of this automaton would introduce either a lot of Boolean state variables (with a one-hot encoding) or state variables with a large number of possible values. Our SSA-based translation avoids this overhead.

4 Conclusion

We described the principle and implementation of a translation of imperative code into the synchronous data-flow language SIGNAL. Using SSA as an intermediate format, the translation is natural. Since the SSA form we are using (the one of GCC) is very simple, the implementation

does not have to deal with all the particular cases of the source language (C++), and can focus on optimizations and performances. We also showed that the extension to a simple model of parallelism was possible and relatively straightforward, and showed the way to encode a more complex scheduling policy.

The main limitation of the approach with respect to parallelism is that although the co-routine semantics (non-preemptive scheduling) is encoded as a natural extension of the sequential translation, a preemptive scheduling, or even real parallelism, would be much harder to model faithfully with this principle.

Indeed, the main point of our approach is to encode a sequence of assignments, in one or several basic-blocks, into a single parallel assignment, within one clock tick. This turns the sequential piece of code into large atomic actions, which were not atomic in the original code. In other words, applying the translation naively would reduce the set of possible interleaving, thus reducing the set of possible behaviors, and missing bugs in the proof.

Applying the translation to real parallel code would therefore require identifying which portions of code can be considered atomic, and where to introduce preemption points. Each preemption point could then be encoded in the same way as the `yield()` instruction. Actually, identifying which section can be considered atomic, which instructions can permute and move from a section to another, is an active research domain (see for example [QRR04]).

Another limitation of the current implementation is that we currently manage only a small subset of SYSTEMC. Modeling the scheduling algorithm itself would probably not be the most difficult part. One bigger difficulty is to take the architecture of the platform into account. For example, when one process writes `wait(event);` and the other writes `event.notify();`, the translation obviously has to take into account the fact that `event` is the same object in both cases. Another example is when one does a `port.write(value);` and the other a `another_port.read();`: in this case, the translation has to depend on whether `port` and `another_port` are bound together or not. Extracting such information from SYSTEMC code requires a SYSTEMC front-end, and not just a C++ one. Many such front-ends exist, like Pinapa [MMM05] used by LusSy, but none of them use SSA as an intermediate representation.

Unfortunately, re-using an existing compiler to get both an SSA intermediate form and the architecture of the platform, linked together, is not easy [BGM⁺08]. The approach followed by Pinapa does reuse an existing compiler, but relies partly on the fact that the intermediate format is a high-level abstract syntax tree. We are working on a new version of Pinapa that would use an SSA-based compiler, but this requires a substantial rework of the approach, and a complete rewrite of the code itself.

References

- [BB91] A. Benveniste, G. Berry. The synchronous approach to reactive and real-time systems. *Proceedings of the IEEE* 79(9):1270–1282, Sep. 1991.
- [BCE⁺03] A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. Le Guernic, R. de Simone. The synchronous languages 12 years later. In *Proceedings of The IEEE*. Pp. 64–83. 2003.
- [BGM⁺08] L. Besnard, T. Gautier, F. Maraninchi, M. Moy, J.-P. Talpin. Comparative study of approaches to semantics extraction and virtual prototyping of system-level models. Technical report, Verimag, Grenoble INP, France; IRISA, INRIA Rennes, France, 2008. <http://www-verimag.imag.fr/~moy/fotovp/rapport-fotovp.pdf>.
- [BGT09] L. Besnard, T. Gautier, J.-P. Talpin. Code generation strategies in the Polychrony environment. Research report RR-6894, INRIA, 2009. <http://hal.inria.fr/inria-00372412/en/>
- [CFR⁺91] R. Cytron, J. Ferrante, B. Rosen, M. Wegman, F. Zadeck. Efficiently computing static single assignment form and the control dependence graph. *ACM Transactions on Programming Languages and Systems (TOPLAS)* 13(4):451–490, 1991.
- [Fre] Free Software Foundation. The GNU Compiler Collection. <http://gcc.gnu.org>.
- [GCC03] *Proceedings of the 2003 GCC Developers Summit*. Ottawa, Ontario Canada, 2003.
- [Hel07] C. Helmstetter. *Validation de modèles de systèmes sur puce en présence d'ordonnancements indéterministes et de temps imprécis*. PhD thesis, INPG, Grenoble, France, March 2007. <http://www-verimag.imag.fr/~helmstet/these-fr.html>
- [HFG08] P. Herber, J. Fellmuth, S. Glesner. Model checking SystemC designs using timed automata. In *CODES/ISSS '08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis*. Pp. 131–136. ACM, New York, NY, USA, 2008.
- [INRa] INRIA Espresso Team. Polychrony tool. <http://www.irisa.fr/espresso/Polychrony>.
- [INRb] INRIA Vertecs/Espresso Teams. Sigali tool. <http://www.irisa.fr/vertecs/Softwares/sigali.html>.
- [KTBB06] H. Kalla, J.-P. Talpin, D. Berner, L. Besnard. Automated translation of C/C++ models into a synchronous formalism. In *Engineering of Computer Based Systems, 2006. ECBS 2006. 13th Annual IEEE International Symposium and Workshop on*. Pp. 426–436. March 2006.
- [LGLL91] P. Le Guernic, T. Gautier, M. Le Borgne, C. Le Maire. Programming Real-Time Applications with SIGNAL. *Proceedings of the IEEE* 79(9):1321–1336, Sep. 1991.
- [LTL03] P. Le Guernic, J.-P. Talpin, J.-C. Le Lann. Polychrony for System Design. *Journal for Circuits, Systems and Computers* 12(3):261–304, April 2003.
- [MMM05] M. Moy, F. Maraninchi, L. Maillet-Contoz. Pinapa: An Extraction Tool for SystemC descriptions of Systems-on-a-Chip. In *EMSOFT*. Pp. 317 – 324. September 2005.
- [MMM06] M. Moy, F. Maraninchi, L. Maillet-Contoz. LusSy: an open Tool for the Analysis of Systems-on-a-Chip at the Transaction Level. *Design Automation for Embedded Systems*, 2006. special issue on SystemC-based systems. <http://www-verimag.imag.fr/~moy/publications/springer.pdf>
- [MR] H. Marchand, E. Rutten. Sigali User Manual. <http://www.irisa.fr/espresso/Polychrony>.

-
- [QRR04] S. Qadeer, S. K. Rajamani, J. Rehof. Summarizing procedures in concurrent programs. In *POPL '04: Proceedings of the 31st symposium on Principles of programming languages*. Pp. 245–255. ACM, New York, NY, USA, 2004.
- [The] The Tree SSA project. Tree-SSA. <http://gcc.gnu.org/projects/tree-ssa>.
- [TKVS08] D. Tabakov, G. Kamhi, M. Vardi, E. Singerman. A Temporal Language for SystemC. In *Formal Methods in Computer-Aided Design, 2008. FMCAD '08*. Pp. 1–9. 2008.
- [TLSG05] J.-P. Talpin, P. Le Guernic, S. K. Shukla, R. Gupta. A compositional behavioral modeling framework for embedded system design and conformance checking. *International Journal of Parallel Programming* 33(6):613–643, 2005.



Centre de recherche INRIA Rennes – Bretagne Atlantique
IRISA, Campus universitaire de Beaulieu - 35042 Rennes Cedex (France)

Centre de recherche INRIA Bordeaux – Sud Ouest : Domaine Universitaire - 351, cours de la Libération - 33405 Talence Cedex
Centre de recherche INRIA Grenoble – Rhône-Alpes : 655, avenue de l'Europe - 38334 Montbonnot Saint-Ismier
Centre de recherche INRIA Lille – Nord Europe : Parc Scientifique de la Haute Borne - 40, avenue Halley - 59650 Villeneuve d'Ascq
Centre de recherche INRIA Nancy – Grand Est : LORIA, Technopôle de Nancy-Brabois - Campus scientifique
615, rue du Jardin Botanique - BP 101 - 54602 Villers-lès-Nancy Cedex
Centre de recherche INRIA Paris – Rocquencourt : Domaine de Voluceau - Rocquencourt - BP 105 - 78153 Le Chesnay Cedex
Centre de recherche INRIA Saclay – Île-de-France : Parc Orsay Université - ZAC des Vignes : 4, rue Jacques Monod - 91893 Orsay Cedex
Centre de recherche INRIA Sophia Antipolis – Méditerranée : 2004, route des Lucioles - BP 93 - 06902 Sophia Antipolis Cedex

Éditeur
INRIA - Domaine de Voluceau - Rocquencourt, BP 105 - 78153 Le Chesnay Cedex (France)
<http://www.inria.fr>
ISSN 0249-6399